- Company Name
- Nutanix
- Job Title
- CPU Emulation Senior Engineer
- Job Description
-
**Job title**
CPU Emulation Senior Engineer
**Role Summary**
Lead verification and emulation of high‑performance CPUs, ensuring accurate power‑management, reliability, and performance across simulation, FPGA, and ASIC platforms.
**Expectations**
- 4+ years of hardware verification experience, with a strong focus on power‑management and emulation.
- Proven ability to design and maintain scalable test environments in SystemVerilog, C/C++, and scripting languages.
- Experience debugging complex failures and optimizing emulation resource usage.
**Key Responsibilities**
- Develop and execute power‑management verification plans (boot, reset, clock gating, power gating, UPF, DVFS/DCVS, throttling).
- Design and maintain emulation test benches and infrastructure for CPU RTL, performance, SW, and verification teams.
- Write assertions, checkers, and stimulus to validate power intent and CPU micro‑architecture features.
- Collaborate with emulation CAD engineers to resolve infrastructure issues and improve productivity.
- Debug and triage simulation, emulation, and silicon failures; root‑cause functional and performance defects.
- Collect and report emulation performance metrics; optimize area and resource utilization.
- Enable verification of OS boot, performance benchmarks, and other system use‑case vectors across emulation platforms.
**Required Skills**
- Power‑management verification (clock gating, power gating, UPF, DVFS, throttling).
- HDL (Verilog/SystemVerilog).
- C/C++ and scripting (Python, Perl, Bash).
- Emulation platforms (Palladium, Zebu, Veloce, FPGAs).
- Formal verification and assertions knowledge.
- Digital logic design, micro‑processor architecture, debug (JTAG, IEEE 1500, MBIST).
**Required Education & Certifications**
- Bachelor’s, Master’s, or Ph.D. in Computer Science, Electrical/Electronics Engineering, or related field with 4+ years of hardware engineering experience (or equivalent higher degree with reduced experience).
---